Regviz

NXP Semiconductors /LPC43xx /CCU1 /CLK_M4_EMCDIV_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLK_M4_EMCDIV_CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC43xx/CCU1/CLK_M4_EMCDIV_CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)RUN 0 (DISABLED_)AUTO 0 (DISABLED)WAKEUP 0RESERVED 0 (DIVIDEBY1)DIV0RESERVED

WAKEUP=DISABLED, RUN=DISABLED, DIV=DIVIDEBY1, AUTO=DISABLED_

Description

CLK_M4_EMCDIV clock configuration register

Fields

RUN

Run enable

0 (DISABLED): Clock is disabled.

1 (ENABLED): Clock is enabled.
AUTO

Auto (AHB disable mechanism) enable

0 (DISABLED_): Auto is disabled.

1 (ENABLED): Auto is enabled.
WAKEUP

Wake-up mechanism enable

0 (DISABLED): Wake-up is disabled.

1 (ENABLED): Wake-up is enabled.
RESERVED

Reserved
DIV

Clock divider value

0 (DIVIDEBY1): No division. Divide by 1.

1 (DIVIDEBY2): Divide by 2.
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data